

TITLE OF THE INVENTION

Method of Designing Semiconductor Device Allowing Control of Current Driving Capability Depending on Shape of Element Forming Region

5 BACKGROUND OF THE INVENTION

Field of the Invention

The present invention relates to a method of designing a semiconductor device, and more particularly, it relates to a method of designing an MOSFET allowing fine control of a current driving capability.

10

Description of the Background Art

In a conventional method of designing an MOSFET, a current driving capability is controlled according to a distance between a contact plug and a gate electrode, an exemplary technique of which is introduced in Japanese Patent Application
15 Laid-Open No. 11-186495 (1999) (Figs. 3 and 4).

In such conventional method, a source/drain region should be provided with a portion largely projecting in a direction perpendicular to the extending direction of a gate electrode. This causes reduction in integration level.

20 SUMMARY OF THE INVENTION

It is an object of the present invention to obtain a method of designing a semiconductor device allowing fine control of a current driving capability, while avoiding reduction in integration level, or bringing such reduction under control.

According to the present invention, the semiconductor device to be designed
25 includes a semiconductor substrate, an element isolation insulating film, a gate structure,

and source/drain regions. The element isolation insulating film is provided in a part of a main surface of the semiconductor substrate. The gate structure is provided on a part of the main surface of the semiconductor substrate. The gate structure is placed in an element forming region defined by the element isolation insulating film. The 5 source/drain regions are provided in the main surface of the semiconductor substrate in the element forming region. The source/drain regions form a pair while holding a channel forming region defined under the gate structure therebetween. Depending on a shape of the element forming region, stress is controlled which is exerted on an area of the semiconductor substrate holding the gate structure thereover.

10 The current driving capability of the semiconductor device can be controlled at a desirable level, while avoiding reduction in integration level, or bringing such reduction under control.

These and other objects, features, aspects and advantages of the present invention will become more apparent from the following detailed description of the 15 present invention when taken in conjunction with the accompanying drawings.

BRIEF DESCRIPTION OF THE DRAWINGS

Figs. 1A and 1B illustrate a structure of an MOSFET according to a first preferred embodiment of the present invention;

20 Fig. 2 is a sectional view taken along a cutting line II - II in Fig. 1A;

Figs. 3A and 3B, 4A and 4B, and 5A and 5B each illustrate a structure of an MOSFET according to a modification of the first preferred embodiment of the present invention;

25 Figs. 6A and 6B illustrate a structure of an MOSFET according to a second preferred embodiment of the present invention; and

Figs. 7A and 7B illustrate a structure of an MOSFET according to a third preferred embodiment of the present invention.

DESCRIPTION OF THE PREFERRED EMBODIMENTS

5 The present invention relates to a method of designing a semiconductor device, especially to a method of designing a photomask used in a patterning process for forming an element isolation insulating film. With reference to an MOSFET as an example, the preferred embodiments of the present invention will be discussed below.

First Preferred Embodiment

10 Figs. 1A and 1B illustrate a structure of an MOSFET according to a first preferred embodiment of the present invention. A top view of the MOSFET is shown in Fig. 1A. Fig. 1B shows an opening pattern of a photomask used in a patterning process for forming an element isolation insulating film 2 shown in Fig. 1A. Fig. 2 is a sectional view taken along a cutting line II-II in Fig. 1A. In Fig. 1A, an interlayer insulating film 11 included in Fig. 2 is omitted.

15 With reference to Fig. 2, the MOSFET has a semiconductor substrate 1 containing silicon, the element isolation insulating film 2 containing silicon oxide, a gate structure 3, and a pair of source/drain regions 6a and 6b. The element isolation insulating film 2 is provided in a part of an upper surface of the semiconductor substrate 1. 20 In an element forming region defined by the element isolation insulating film 2, the gate structure 3 is provided on a part of the upper surface of the semiconductor substrate 1. The gate structure 3 includes a gate insulating film 4 containing silicon oxide, and a gate electrode 5 containing doped polysilicon. A sidewall 10 containing silicon nitride is provided on side surfaces of the gate electrode 5.

25 The source/drain regions 6a and 6b are provided in the upper surface of the

semiconductor substrate 1 in the element forming region. The source/drain regions 6a and 6b are opposite to each other through a channel forming region defined under the gate structure 3. The source/drain region 6a has a first impurity-introduced region 6a1 reaching a relatively shallow depth, and a second impurity-introduced region 6a2 reaching a relatively great depth. The source/drain region 6b has a first impurity-introduced region 6b1 reaching a relatively shallow depth, and a second impurity-introduced region 6b2 reaching a relatively great depth. The interlayer insulating film 11 containing silicon oxide is provided to cover the MOSFET and the element isolation insulating film 2. The materials described so far are merely exemplary.

5 Each component may contain alternative material. The structure of the MOSFET is also merely exemplary. Any alternative structure may be applicable.

When the element isolation insulating film 2 is a trench type film as shown in Fig. 2, the method of forming the element isolation insulating film 2 includes: (a) the step of providing a silicon oxide film and a silicon nitride film in this order on the semiconductor substrate 1; (b) the step of patterning the silicon nitride film; (c) the step of etching using the patterned silicon nitride film as an etching mask to create a recess in the semiconductor substrate 1; and (d) the step of filling the recess with a silicon oxide film.

15

When the element isolation insulating film 2 is an LOCOS type film, the method of forming the element isolation insulating film 2 includes: (a) the step of providing a silicon oxide film and a silicon nitride film in this order on the semiconductor substrate 1; (b) the step of patterning the silicon nitride film; and (c) the step of thermally oxidizing the semiconductor substrate 1 where the silicon nitride film dose not exist.

20

With reference to Fig. 1A, the element forming region is provided with projecting portions 8a and 8b. Namely, the element forming region includes in top view the projecting portions 8a and 8b along its perimeter. In the process of patterning the

25

silicon nitride film performed in the foregoing step (b) of forming the element isolation insulating film 2, photolithography is performed using a photomask having the opening pattern shown in Fig. 1B, whereby the element forming region provided with the projecting portions 8a and 8b is obtained.

5 The photomask having the opening pattern of Fig. 1B is defined by corners each having an angle of 90 degrees. In contrast, each corner of the element forming region shown in Fig. 1A is slightly rounded. This rounding is caused by proximity effect occurring in exposure of a photoresist formed on the silicon nitride film in the foregoing step (b) of forming the element isolation insulating film 2.

10 With reference to Fig. 1A, the MOSFET has contact plugs 7a and 7b. The contact plugs 7a and 7b are connected to source/drain regions 6a and 6b, respectively, each with a predetermined distance L (of a fixed value) from the gate structure 3. The contact plugs 7a and 7b are provided in the interlayer insulating film 11 shown in Fig. 2, and respectively on the source/drain regions 6a and 6b where the projecting portions 8a
15 and 8b are not provided.

As seen from Fig. 1A, the element forming region includes in top view the projecting portions 8a and 8b along its perimeter. With respect to the structure in which the projecting portions 8a and 8b are not provided, stress exerted on the semiconductor substrate 1 from the element isolation insulating film 2 varies accordingly. The current driving capability of the MOSFET varies according to the intensity of stress exerted on an area of the semiconductor substrate 1 holding the gate structure 3 thereover. In view of this, in the method of designing an MOSFET of the first preferred embodiment, provision of the projecting portions 8a and 8b allows fine control of the stress exerted on the area of the semiconductor substrate 1 holding the gate structure 3 thereover. As a result, the
20 current driving capability of the MOSFET can be controlled at a desirable level.
25

Figs. 3A and 3B, 4A and 4B, and 5A and 5B each illustrate a structure of an MOSFET according to a modification of the first preferred embodiment. Top views of the MOSFETs are shown in Figs. 3A, 4A and 5A. Figs. 3B, 4B and 5B show opening patterns of photomasks used in a patterning process for forming the element isolation insulating film 2 shown in Figs. 3A, 4A and 5A, respectively.

The projecting portion 8a may include a plurality of portions 8a, and the projecting portion 8b may include a plurality of portions 8b, as shown in Fig. 3A. Alternatively, the projecting portion 8a and 8b may be greater in size in the extending direction of the gate structure 3, which are respectively referred to as projecting portions 8aa and 8bb in Fig. 4A. Still alternatively, the projecting portions 8a and 8b may be provided at respective corners of the source/drain regions 6a and 6b, as shown in Fig. 5A. With reference to Figs. 1A, 3A, 4A and 5A, among four sides defining the perimeter of the element forming region, the projecting portions 8a and 8b, or 8aa and 8bb, are provided along the sides extending in a direction parallel to the extending direction of the gate structure 3. Alternatively, the projecting portions 8a and 8b, or 8aa and 8bb, may be along the side extending in a direction perpendicular to the extending direction of the gate structure 3.

Those structures of the modifications provide increase or reduction in intensity of the stress exerted on the area of the semiconductor substrate 1 holding the gate structure 3 thereover, as compared with the stress intensity exhibited in the structure shown in Fig. 1A. With respect to the structure of Fig. 1A, the current driving capability of the MOSFET is allowed to vary accordingly.

Excessive increase in area covered by the projecting portion 8 (including 8a, 8b, 8aa and 8bb) causes reduction in integration level of a semiconductor device. In order to bring the reduction in integration level under control, the size and the number of the

projecting portion 8 are desirably adjusted in such a manner that the total area covered by the projecting portion 8 is 30 % or less, for example, of the area covered by the element forming region in which the projecting portion 8 is not provided.

Second Preferred Embodiment

5 Figs. 6A and 6B illustrate a structure of an MOSFET according to a second preferred embodiment of the present invention. A top view of the MOSFET is shown in Fig. 6A. Fig. 6B shows an opening pattern of a photomask used in a patterning process for forming the element isolation insulating film 2 shown in Fig. 6B.

In the element forming region, the projecting portions 8a and 8b of Fig. 1A are
10 replaced by recessed portions 9a and 9b. Namely, the element forming region includes in top view the recessed portions 9a and 9b along its perimeter. Similar to the modifications shown in Figs. 3A and 3B, 4A and 4B, and 5A and 5B, the number, size, and the location of the recessed portions 9a and 9b may be arbitrarily changed.

Similar to the projecting portions 8a and 8b, provision of the recessed portions
15 9a and 9b also allows the stress to vary which is exerted on the semiconductor substrate 1 from the element isolation insulating film 2, with respect to the structure in which the recessed portions 9a and 9b are not provided. That is, similar to the method of the first preferred embodiment, the method of designing an MOSFET according to the second preferred embodiment also allows the current driving capability of the MOSFET to be
20 controlled at a desirable level.

In contrast to the projecting portions 8a and 8b, the recessed portions 9a and 9b do not cause increase in area of the element forming region, whereby reduction in integration level can be avoided.

Third Preferred Embodiment

25 Figs. 7a and 7b illustrate a structure of an MOSFET according to a third

preferred embodiment of the present invention. A top view of the MOSFET is shown in Fig. 7A. Fig. 7B shows an opening pattern of a photomask used in a patterning process for forming the element isolation insulating film 2 shown in Fig. 7A.

In a patterning process of the third preferred embodiment for forming the
5 element isolation insulating film 2, a conventional photomask having a rectangular
opening pattern is replaced by a photomask having an opening pattern with rounded
corners as shown in Fig. 7B. As a result, as seen from Fig. 7A, the corners of the
element forming region are greater in curvature than the corners of an element forming
region which is defined by using a photomask having a rectangular opening pattern (see
10 Fig. 1A, for example).

Similar to the projecting portions 8a and 8b, change in curvature of the corners
of the element forming region also allows the stress to vary which is exerted on the
semiconductor substrate 1 from the element isolation insulating film 2. That is, similar
to the method of the first and second preferred embodiments, the method of designing an
15 MOSFET according to the third preferred embodiment also allows the current driving
capability of the MOSFET to be controlled at a desirable level.

In contrast to the projecting portions 8a and 8b, change in curvature of the
corners of the element forming region does not cause increase in area of the element
forming region, whereby reduction in integration level can be avoided.

20 While the invention has been shown and described in detail, the foregoing
description is in all aspects illustrative and not restrictive. It is therefore understood that
numerous modifications and variations can be devised without departing from the scope
of the invention.